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ABSTRACT
A four bit serial adder was designed with PMOS NOR gates
from a truth table that models binary serial addition.
Three storage registers were also included in the design,
two-four bit shift registers for the incoming digits and
one-five bit register for the sum. A simple five gate
latch was used for the bits of these registers. The cir
cuit was layed out using ICE (Integrated Circuit Editor),
a software program designed to facilitate circuit layout
for mask making at R.I.T.
INTRODUCTI ON
Most computers can perform arithmetic operations. Addition is one
such of these operations. Addition can he performed in parallel or
serially. Independent of the technology chosen; PMOS, NMOS,
BIPOLAR. etc. , the truth table describing binary serial addition is
shown below in Table 1. The numbers X and Y represent the two sin
gle bits that are to be added. The carry-in bit is Ci and the bi
nary sum of X, Y and Ci is S. The carry-out bit that may result
from this addition is Co.
X Y Ci S Co
11 11 1
11 00
10 10 1
10 01 0
01 10 1
01 01 0
0 0 l~l 0
0 0 0~0 0
Table 1. Truth table for a full adder.
A schematic of a circuit to perform binary, serial additiofl
might look sc•mething like the one depicted in Figure 1. The rectan
gle labelled ADDER is a black box that performs tha actual addition.
F-~eaiiatiQn c.~ this adder will be discussed later. The X an V regi
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sters are shift registers that feed their bits into the adder two bits
at a time, one from the X register and one from the Y register. The
S register is the sum register that stores the sum of the X and Y reg
isters.
Fi~ure 1. Architectural structure for a four bit serial adder.
The truth table in Table 1 can represented in
Boolean algebra. Equations 1 and 2 represent
out functions respectively.
S = XYCi + XYCi + XYCi + XYCi.
equation form by using
the sum and the carry
(1)
Co = XYCi ÷ XYCi + XYCi + XYCi. (2)
These equations are written in what is known as disjunctive normal
form. To arrive at these equations pick the desired column to be
reprsented and count the number of l’s in it. For every 1 in that
column write down the products of the variables and then add them
together. So for the S column which has four l’s in it XYCi is writ
ten four times and added: XYCi + XYCi + XYCi + XYCi. To complete t
process a bar should be placed over those variables that have zero
values in t~e rows which have l’s in the column of concern. So for
the S column the result is as in Equation 1.
Simplification of these equations is necessary to reduce the
number of gates needed to perform the desired logic function. Kar
naugh maps (K-maps) and Bc.olean algebra are the tools generally used.
Simplification of the sum and carry-out equations is briefly de
scribed below. 11]
S = XYCi + XYCi + XYCi + XYCi
111 100 010 001
As can be seen from the K-map above, there are no adjacent boxes
but Boolean algebra can be used to rearrange Equation 1 to the
form of Equation 3. This form is helpful because the last part
of the equation is related to the denial of Equation 4, the re
presentation of the carry function.
ftgtster
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S = X+Y+Ci)(XYCi+YCi~~~
(3)
Co = XYCi + XYCi
~ii 110
+ X~Ci
101
~tn5
+ ~YCi
011
ttt3
Adjacent Boxes lead to simp1ifiCati0~ Therefore,
Co = YCj+XCj+XY. (4)
For more informatiofl about how to use and fill in K-maps see Refer
ence 1.
Now that the equatiofl3 for the sum and carry-out are sim
p1ified~ they can be translated into their corresponding logic gates.
To do this Eooleafl multiplication and addition are changed to the
ANt~-ifl~ and OR-irLg functioflS respectivelY. Figure 2 shc’ws the real
ization of the EquationS 3 and 4, the add and carry-out functions
using only NOR gates
Serial adder.
Note that only NOR gates were used. The reason that this is so
is due to ~o~ethiflg known as the “body effect.” The body effect
refers to the changes in the transistors characteri5t1~ when a
bias voltage is applied between substrate (body) arid source. ~hefl
the source and substrate of a MOS device are at different pcten
tials the depletion region between the channel and substrate widens
arid containS more charge; cor~Se~UefltlY, the gate electric field
necessary to form a channel is increased. Thus the apparent thre!
hold of the transistor is increased. If. as in MOS NAND gate!,
their are transiStors in series this body effect can grosslY al
ter the transistors operatifl~ point. For certain bias conditicriS
it is possible that the serial transistor! are both operating ir.
the saturation region. This ~eirLg the case the final output vC -
tage will be Vgg less the thrCshold drops across each serial tran
sistCr, each of which is enhanced by th body effect pheflotflCflDfl.
It is possible that the output voltage will not be suffcieflt to
2~
meet the specified minimum value.E4) So where ever there is an AND
gate, a negated input NOR gate will replace it. Gates performin~ an
OR function will be replaced by NOR gates followed by an inverter.
Now that the full adder has been designed, a unit storage
cell must be chosen. An all NOR simple latch flip-flop was chosen.
Figure 3 is an example of this type of flip-flop.
Figure 3. All NOR simple flip—flop.
Figure 4 shows the gate representation of Figure 1. The
clock pulse timing lines have been included.
Full adder with storage cells for one-bit numbers.
The simplest of all gates is the iriverter. With MCSFE iriver
ters it turns out that load resistors are required with resistances
of many tens of thousands of ohms, conventional diffused resistDrs
fatricated in integrated circuits occupy large areas on the silicon
chip which are roughly proportional tc. the resistance. That is why
alm:st invariably that a MOSFET “load is used instead of a diffuses
resistor. Figure 5 shows a basic MOSF~ inverter.
Figure 4.
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Figure 5. The basic PMOSFET inverter and nor gates.
One imporant parameter that has a profound effect on the char
acteristics of the iriverter is the z-factor. The z—factor is defined
as (N/L)d/(W/L)l where (W/L)d and (N/L)l are the width to length ratio
of the channel in the driver and load respectively 12]. Figure 6 shows
the input-output characteristics of figure 5 for various values of z.
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Figure 6. Various output-input curves for different values of z
Note that in order to effect reasonably sharp response of
output to irrput it is necessary that z be large; i.e., relative to
the driver the load channel should be narrow and long. In the case
of R.I.T. the minimum PMOS line geometry that is used is 10 microns.
So for (N/L)d/(N/L)l the minimum geometry was used for the width of
the driver and the length cf the load. The length of the driver and
the width of theload were chosen to be three times the minimum geo
mtry to give a maximum value of z and a use a minimum amount of area.
Thus the z factor worked out to be (3/1)1(113)9=z.
The above disscussion can be expanded to include PMOS NOR
gates by putting a second driver in parallel with the first.
RESULTS
Once all the preliminary work was done the a partial circuit
was layed out with ICE. The layout shown on the following page is
the actual adder without the storage cells (shift registers.) The
ICE files are now ready to be converted into Mann files which in turn
will be used to make the necessary masks to process the adder, the fi
nal product. The ICE layout is shown in Figure 7.
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SUMNARY
The origional intent of this paper was to design, layout, fa
bricate and test a four bit serial PMOS adder. Due to time restraints
only the first two steps were accomplished. Even so the necessary masks
f or the adder can be generated from the ice files. The project was done
in such a way as to allow for incoming students create the masks for the
adder without the storage cells and still be able to test the function
of the adder using ordinary DC volatges.
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